# This Page Is Inserted by IFW Operations and is not a part of the Official Record

### **BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

## IMAGES ARE BEST AVAILABLE COPY.

As rescanning documents will not correct images, please do not report the images to the Image Problem Mailbox.

Attorney Docket No.: 08970.0007-00000

# UNITED STATES PATENT APPLICATION FOR LIQUID CRYSTAL DISPLAY DEVICE PIXEL AND DRIVE CIRCUIT BY CHING-CHUAN CHEN

FINNEGAN HENDERSON FARABOW GARRETT & DUNNER LP

#### **DESCRIPTION OF THE INVENTION**

#### Field of the Invention

[001] The present invention relates in general to a liquid crystal display ("LCD") device and, more particularly, to a drive circuit and a drive method for a thin film transistor liquid crystal display ("TFTLCD") device.

#### Background of the Invention

[002] A thin film transistor liquid crystal display ("TFTLCD") device in the art generally includes a drive circuit and an array of cells driven by the drive circuit. The drive circuit may further include a plurality of gate lines formed in parallel to each other and a plurality of source lines formed orthogonal to the gate lines. Each of the cells, disposed near an intersection of one of the gate lines and one of the source lines, includes a thin film transistor ("TFT") and a storage capacitor (C<sub>S</sub>). The TFT further includes a gate coupled to a corresponding gate line and a source terminal coupled to a corresponding source line. A C<sub>S</sub>-on-gate type TFT in the art refers to a TFT to which a corresponding C<sub>S</sub> is formed between a source terminal of the TFT and a previous gate line.

[003] Fig. 1A is a schematic diagram of a C<sub>S</sub>-on-gate type TFTLCD 10 in the art. An exemplary cell 12 of TFTLCD 10 includes a TFT 14 and a storage capacitor 16. TFT 14 includes a gate 14-2 coupled to an n-th gate line G<sub>n</sub>, a drain terminal 14-4 coupled to an m-th source line S<sub>m</sub>, and a source terminal 14-6 which serves as one electrode of storage capacitor 16. The source and drain are interchangeable in a TFT. The other electrode 16-2 of storage capacitor 16 is coupled to a previous

FINNEGAN HENDERSON FARABOW GARRETT & DUNNERLL

gate line  $G_{n-1}$ . Cell 12 may further include another capacitor 18 formed between source terminal 14-6 and a common electrode (not numbered).

[004] Figs. 1B and 1C are waveform diagrams of TFTLCD 10 shown in Fig. 1A. Referring to Fig. 1C, when the gate line  $G_{n-1}$  is selected, i.e.,  $V(G_{n-1})$  is logically high, the potential of source terminal 14-6 or V<sub>16</sub> is pulled high from a reference voltage level. When the selection period of the gate line G<sub>n-1</sub> is concluded and V(G<sub>n-1</sub> 1) becomes logically low, V<sub>16</sub> is pulled low to the reference voltage level. Next, when the gate line  $G_n$  is selected and  $V(G_n)$  is logically high, storage capacitor 16 is charged from the reference voltage level to the peak value of a source signal V(S<sub>m</sub>) transmitted via source line S<sub>m</sub>. It is assumed that the source signal V(S<sub>m</sub>) is provided in line inversion or dot inversion. In driving an LCD device with line inversion, the polarity of a source signal is inverted every line of the gates during a frame time. In driving an LCD device with dot inversion, the polarity of a source signal is inverted every line of sources during a frame time. The source signal V(S<sub>m</sub>) and the gate signals  $V(G_{n-1})$  and  $V(G_n)$  are synchronized by a timing controller (not shown) of TFTLCD 10. When the selection period of the gate line G<sub>n</sub> is concluded and V(G<sub>n</sub>) becomes logically low, storage capacitor 16 is slightly discharged from the peak value due to a feed-through effect. A feed-through effect is a phenomenon that a voltage applied to a TFT is shifted to a negative polarity voltage when the TFT is turned off from the on state. If the feed-through voltage  $\Delta V$  becomes great, there arises a problem that a remarkable image flicker occurs.

[005] Fig. 2A is a schematic diagram of another  $C_8$ -on-gate type TFTLCD 30 in the art. An exemplary cell 32 of TFTLCD 30 includes a first TFT 34, a second

FINNEGAN HENDERSON FARABOW GARRETT & DUNNER LLP

TFT 38 and a storage capacitor 36. First TFT 34 includes a gate 34-2 coupled to an n-th gate line  $G_n$ , a drain terminal 34-4 coupled to an m-th source line  $S_m$ , and a source terminal 34-6 which serves as one electrode of storage capacitor 36. Second TFT 38 includes a gate 38-2 coupled to an (n-1)-th gate line  $G_{n-1}$ , a drain terminal 38-4 coupled to an m-th source line  $S_m$ , and a source terminal n-th source terminal n-th other electrode 36-2 of storage capacitor 36 is coupled to the gate line n-1. Cell 32 may further include another capacitor 40 formed between source terminal 34-6 and a common electrode n-1 (n-1) include n-1 include

[006] Figs. 2B and 2C are waveform diagrams of TFTLCD 30 shown in Fig. 2A. Referring to Fig. 2C, when the gate line  $G_{n-1}$  is selected and  $V(G_{n-1})$  is logically high, the potential of source terminal 34-6 is pulled high from a reference voltage level, and then pulled low when second TFT 38 is turned on by the gate signal  $V(G_{n-1})$ . When the selection period of the gate line  $G_{n-1}$  is concluded and  $V(G_{n-1})$  becomes logically low,  $V_{36}$  is pulled low to a negative voltage level. Next, when the gate line  $G_n$  is selected and  $V(G_n)$  is logically high, storage capacitor 36 is charged from the negative voltage level to the peak value of a source signal  $V(S_m)$  transmitted via source line  $S_m$ . When the selection period of the gate line  $G_n$  is concluded and  $V(G_n)$  becomes logically low, storage capacitor 36 is slightly discharged from the peak value due to the feed-through effect. Referring to Figs. 1B and 2B, it is more difficult to charge cell 32 than cell 12 of Fig. 1A in line inversion or dot inversion.

[007] It is thus desirable to have a drive circuit and a drive method to alleviate the feed-through effect.

FINNEGAN HENDERSON FARABOW GARRETT & DUNNERLLP

#### SUMMARY OF THE INVENTION

[008] Accordingly, the present invention is directed to a drive circuit and a drive method for a thin film transistor liquid crystal display ("TFTLCD") device that obviate one or more of the problems due to limitations and disadvantages of the related art.

[009] To achieve these and other advantages, and in accordance with the purpose of the invention as embodied and broadly described, there is provided a liquid crystal display device that comprises a plurality of gate lines formed in parallel to each other, a plurality of source lines formed in parallel to each other and orthogonal to the gate lines, an array of cells formed in rows and columns, each of the cells being formed near an intersection of one of the gate lines and one of the source lines, a first transistor of each of the cells disposed at an N-th row and M-th column, N and M being integers, driven by an (N-2)-th gate line, and a second transistor of the each of the cells driven by an N-th gate line.

[010] In one aspect, each of the cells further comprises a first capacitor formed between an electrode and the (N-2)-th gate line, and a second capacitor formed between the electrode and an (N-1)-th gate line.

[011] Also in accordance with the present invention, there is provided a liquid crystal display device that comprises a plurality of gate lines formed in parallel to each other, a plurality of source lines formed in parallel to each other and orthogonal to the gate lines, and an array of cells formed in rows and columns, each of the cells disposed near an intersection of an N-th gate line and an M-th source line, N and M being integers, further comprising a first capacitor formed between an electrode and

FINNEGAN HENDERSON FARABOW GARRETT & DUNNERLLP

an (N-2)-th gate line, and a second capacitor formed between the electrode and an (N-1)-th gate line.

[012] In one aspect, the device further comprises a first transistor including a gate coupled to the (N-2)-th gate line, and a second transistor including a gate coupled to the N-th gate line.

[013] Still in accordance with the present invention, there is provided a method of driving a liquid crystal display device that comprises providing a plurality of gate lines formed in parallel to each other, providing a plurality of source lines formed in parallel to each other and orthogonal to the gate lines, forming an array of cells in rows and columns, each of the cells being disposed near an intersection of an N-th gate line and an M-th source line, N and M being integers, forming a first transistor and a second transistor in the each of the cells, driving the first transistor through an (N-2)-th gate line, and driving the second transistor through the N-th gate line.

[014] Yet still in accordance with the present invention, there is provided a method of driving a liquid crystal display device that comprises providing a plurality of gate lines formed in parallel to each other, providing a plurality of source lines formed in parallel to each other and orthogonal to the gate lines, forming an array of cells in rows and columns, each of the cells being disposed near an intersection of a corresponding N-th gate line and a corresponding M-th source line, N and M being integers, providing a signal including a first voltage level and a second voltage level from the M-th source line, selecting an (N-2)-th gate line, charging a first capacitor of the each of the cells to a third voltage level between the first and second voltage

FINNEGAN HENDERSON FARABOW GARRETT & DUNNER LLP

levels after a selection period of the (N-2)-th gate line, selecting an (N-1)-th gate line, keeping an electrical potential of a terminal of the first capacitor at the third voltage level after a selection period of the (N-1)-th gate line, selecting the N-th gate line, and charging the first capacitor to the first voltage level after a selection period of the N-th gate line from the third voltage level.

[015] In one aspect, the method further comprises forming a first transistor and a second transistor in the each of the cells.

[016] Additional objects and advantages of the invention will be set forth in part in the description which follows, and in part will be obvious from the description, or may be learned by practice of the invention. The objects and advantages of the invention will be realized and attained by means of the elements and combinations particularly pointed out in the appended claims.

[017] It is to be understood that both the foregoing general description and the following detailed description are exemplary and explanatory only and are not restrictive of the invention, as claimed.

[018] The accompanying drawings, which are incorporated in and constitute a part of this specification, illustrate several embodiments of the invention and together with the description, serve to explain the principles of the invention.

#### **BRIEF DESCRIPTION OF THE DRAWINGS**

[019] Fig. 1A is a schematic diagram of a C<sub>s</sub>-on-gate type thin film transistor liquid crystal display ("TFTLCD") in the art;

[020] Figs. 1B and 1C are waveform diagrams of the TFTLCD shown in Fig.

FINNEGAN HENDERSON FARABOW GARRETT & DUNNERLL

1300 I Street, NW Washington, DC 20005 202.408.4000 Fax 202.408.4400 www.finnegan.com

1A;

[021] Fig. 2A is a schematic diagram of another  $C_s$ -on-gate type TFTLCD in the art;

[022] Figs. 2B and 2C are waveform diagrams of the TFTLCD shown in Fig. 2A;

[023] Fig. 3A is a schematic diagram of a TFTLCD in accordance with one embodiment of the present invention;

[024] Figs. 3B and 3C are waveform diagrams of the TFTLCD shown in Fig. 3A; and

[025] Fig. 4 is a diagram showing a comparison in charging ability between the TFTLCD device shown in Fig. 1A and that shown in Fig. 3A.

#### **DESCRIPTION OF THE EMBODIMENTS**

[026] Reference will now be made in detail to the present embodiment of the invention, an example of which is illustrated in the accompanying drawings.

Wherever possible, the same reference numbers will be used throughout the drawings to refer to the same or like parts.

[027] Fig. 3A is a schematic diagram of a thin film transistor liquid crystal display ("TFTLCD") device 50 in accordance with one embodiment of the present invention. TFTLCD device 50 includes a plurality of gate lines formed in parallel to each other, a plurality of source lines formed in parallel to each other and orthogonal to the gate lines, and an array of cells formed in rows and columns. Each of the cells is formed near an intersection of one of the gate lines and one of the source lines. For simplicity, only the gate lines  $G_{N-2}$ ,  $G_{N-1}$  and  $G_N$ , and the source lines  $S_{M-2}$ ,  $S_{M-1}$  and  $S_M$  are shown.

FINNEGAN HENDERSON FARABOW GARRETT & DUNNER LLP

[028] Referring to Fig. 3A, an exemplary cell 52 includes a first transistor 54, second transistor 56, first capacitor 58, and second capacitor 60. First transistor 54 includes a gate 54-2 coupled to the gate line  $G_N$ , a drain terminal 54-4 coupled to the source line  $S_M$ , and a source terminal 54-6 which serves as one electrode of first capacitor 58 and second capacitor 60. Second transistor 56 includes a gate 56-2 coupled to the gate line  $G_{N-2}$ , a drain terminal 56-4 coupled to the source line  $S_M$ , and a source terminal (not numbered) coupled to source terminal 54-6 of first transistor 54. The other electrode 58-2 of first capacitor 58 is coupled to the gate line  $G_{N-2}$ . The other electrode 60-2 of second capacitor 60 is coupled to gate line  $G_{N-1}$ . Cell 52 may further include a third capacitor 62 formed between source terminal 54-6 and a common electrode (not numbered).

[029] Figs. 3B and 3C are waveform diagrams of TFTLCD device 50 shown in Fig. 3A, in which Fig. 3B shows waveform components together in a timing specification, and Fig. 3C shows the waveform components separately. Referring to Fig. 3C, when the gate line  $G_{N-2}$  is selected, i.e., a corresponding gate line signal  $V(G_{N-2})$  is logically high, gate 56-2 is driven by the high level signal  $V(G_{N-2})$  to turn on second transistor 56. At this point, a first state, i.e., a logically high level, of a source signal  $V(S_M)$  transmitted on the source line  $S_M$  is written to first capacitor 58 and second capacitor 60 through drain terminal 56-4 of second transistor 56. As a result, the potential of the one electrode 54-6 or  $V_{58}$  is charged to the first state of source signal  $V(S_M)$  from a second state, i.e., a logically low level, of the source signal  $V(S_M)$ . When the selection period of the gate line  $G_{N-2}$  is concluded,  $V(G_{N-2})$ 

FINNEGAN HENDERSON FARABOW GARRETT & DUNNER LLP

becomes logically low and second transistor 56 is turned off.  $V_{58}$  is discharged to a third voltage level between the first and second states of the source signal  $V(S_M)$ .

[030] Next, when the gate line  $G_{N-1}$  is selected, i.e., a corresponding gate line signal  $V(G_{N-1})$  is logically high, first transistor 54 and second transistor 56 are off and no source signals are written to first capacitor 58 or second capacitor 60.  $V_{58}$  is pulled high from the second state to the first state. When the selection period of the gate line  $G_{N-1}$  is concluded,  $V_{58}$  is pulled low from the first state to the second state.

[031] Next, when the gate line  $G_N$  is selected, i.e., a corresponding gate line signal  $V(G_N)$  is logically high, gate 54-2 is driven by the high level signal  $V(G_N)$  to turn on first transistor 54. At this point, the first state of the source signal  $V(S_M)$  is written to first capacitor 58 and second capacitor 60 through drain terminal 54-4 of first transistor 54.  $V_{58}$  is charged to the first state from the second state. When the selection period of the gate line  $G_N$  is concluded,  $V(G_N)$  becomes logically low and first transistor 56 is turned off.  $V_{58}$  is slightly discharged due to the feed-through effect.

[032] Fig. 4 is a diagram comparing the charging ability between TFTLCD device 10 shown in Fig. 1A and TFTLCD device 50 shown in Fig. 3A. Referring to Fig. 4,  $V_{58}$  of TFTLCD device 50, shown in a solid line, is charged from the third state instead of the second state to the first state. As a result,  $V_{58}$  of TFTLCD device 50 is charged to the first state faster than  $V_{16}$  of TFTLCD device 10, shown in a dashed line. Given the same feed-through voltage  $\Delta V$ , TFTLCD device 50 advantageously alleviates the feed-through effect.

FINNEGAN HENDERSON FARABOW GARRETT & DUNNERLL

[033] The present invention also provides a method for driving a liquid crystal display device. A plurality of gate lines including at least  $G_{N-2}$ ,  $G_{N-1}$  and  $G_N$  formed in parallel to each other are provided. A plurality of source lines including at least  $S_{M-2}$ ,  $S_{M-1}$  and  $S_M$  formed in parallel to each other and orthogonal to the gate lines are provided. An array of cells 12 formed in rows and columns are provided. Each of the cells 12 is disposed near an intersection of an N-th gate line and an M-th source line, N and M being integers. A first transistor 54 and a second transistor 56 are formed in the each of the cells 12. First transistor 54 is driven through an (N-2)-th gate line. Second transistor 56 is driven through the N-th gate line.

[034] In one embodiment according to the present invention, a first capacitor 58 is formed between an electrode 54-6 and the (N-2)-th gate line, and a second capacitor 60 is formed between electrode 54-6 and an (N-1)-th gate line.

[035] The present invention also provides another method for driving a liquid crystal display device. A plurality of gate lines including at least  $G_{N-2}$ ,  $G_{N-1}$  and  $G_N$  formed in parallel to each other are provided. A plurality of source lines including at least  $S_{M-2}$ ,  $S_{M-1}$  and  $S_M$  formed in parallel to each other and orthogonal to the gate lines are provided. An array of cells 12 formed in rows and columns are provided. Each of the cells 12 is disposed near an intersection of an N-th gate line and an M-th source line, N and M being integers. A signal  $V(S_M)$  including a first voltage level and a second voltage level is provided from the M-th source line. The first and second voltage levels, for example, are logically high and logically low signals, respectively. An (N-2)-th gate line is selected. A first capacitor 58 of the each of the cells 12 is charged to a third voltage level between the first and second voltage

FINNEGAN HENDERSON FARABOW GARRETT & DUNNER

levels after a selection period of the (N-2)-th gate line. An (N-1)-th gate line is next selected. The potential of a terminal 54-6 of first capacitor 58 is kept at the third voltage level after a selection period of the (N-1)-th gate line. The N-th gate line is next selected. First capacitor 58 is charged to the first voltage level from the third voltage level after a selection period of the N-th gate line.

[036] In one embodiment according to the present invention, a first transistor 54 and a second transistor 56 are formed in the each of the cells 12. First transistor 54 is driven through the (N-2) gate line, and second transistor 56 is driven through the N-th gate line.

[037] Other embodiments of the invention will be apparent to those skilled in the art from consideration of the specification and practice of the invention disclosed herein. It is intended that the specification and examples be considered as exemplary only, with a true scope and spirit of the invention being indicated by the following claims.

FINNEGAN HENDERSON FARABOW GARRETT & DUNNER LLP